This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using new techniques of programmable logic tools for space applications. In this paper the proposed hardware uses the proposed hardware, and it is put on board of satellite. Appropriate bit streams are produced by synthesis tools; therefore, we have two bit streams which can be configured at any moment of time according to the user request. When users intend the hardware is reconfigured and changed from JPEG to JPEG2000 or vice versa. The Proposed architecture has some advantages other than previous architectures such as high-speed and real-time processing, high flexibility, low cost, high security and low power consumption. This idea can be utilized in modern commercial hardware space board for data compressing due to using partial reconfiguration technique.


  1. Tada, T., Cho, K., Shimoda, H. and Sakata, T., “An Evaluation of JPEG Compression for On-Line Satellite Images Transmission,” National Space Development Agency of Japan (NASDA) Report, Vol. 1, 2002, pp. 30-39.
  2. Fouquet, M., Sweeting, M. N., “Earth Observation Using Low Cost Micro/Mini Satellites,” Acta Astronautica, Vol. 39, No. 7, 1996, pp. 823–826.
  3. Hou, P., Petrou, M., Underwood, C.I. and Hojjatoleslami, A., “Improving JPEG Performance in Conjunction with Cloud Editing for Remote Sensing Applications,” IEEE Trans on Geoscience and Remote Sensing, Vol. 38, No. 1, 2000, pp. 515-524.
  4. Home Site of the JPEG and JBIG Committees, Available, [on line]:
  5. Mohd Yusof, Z., Aspar, Z., Suleiman, I., “Field Programmable Gate Array (FPGA) Based Baseline JPEG Decoder,” IEEE, Vol. 6, No. 3, 2000, pp. 218, 220.
  6. Hwang, K., Computer Arithmetic Principles, Architecture and Design, 4rd Edition, John Wiley & Sons, USA, 1979, pp. 98-136.
  7. Agostini, L., “Design of Architectures for JPEG Image Compression,” Report of Master Dissertation,  Federal University of Rio Grande do Sul, Informatics Institute, Porto Alegre, Brazil, 2007, pp. 143-145.
  8. JPEG 2M0, Part I, Final Committee Draft, Version 1.0, Mar 2000, Available, [on line]:
  9. Taubmun, D., “High Performance Scalable Image Compression with EBCOT,” IEEE Trans on Image Processing, Vol. 9, No. 7, 2000, pp. 1158-1170
  10. Lian, Ch. Jr., Kum- Fu, Ch., Hong Hui, Ch. and Chen, L.G., “Analysis and Architecture Design of Block-Coding Engine for EBCOT in JPEG 2000,” IEEE Trans on Circuits and Systems for Silicon Technology, Vol. 13, No. 3, 2003, 219-230.
  11. Trenschel, T., Bretschneider, M., T.R. and Leedham, G. C, “Region Based Guaranteed Image Quality in JPEG2000,” IEEE Proceedings of the ICICS-PCM, Singapore, Vol. l, No. 5, 2003, pp.3-4.
  12. Taubman, D. S. and Marcellin, M. W., JPEG2000 Image Compression Fundamentals, Standards and Practice, 2nd Edition, kluwer Academic Publishers, Massachusetts, 2002, pp.137-158.
  13. Christopoulos, C., Askelof, J. and Larsson, M., “Efficient Region of Interest Coding Techniques in The Upcoming JPEG 2000 Still Image Coding Standard,” IEEE Proceedings of the International Conference on Image Processing, Vol. 2, No.4, 2002, pp. 41–44.
  14. Early Access Partial Reconfiguration User Guide, Available, [on line]:, Version1.2, September, 2008, pp.28-64.
  15. Plan Ahead UserGuide,, Version 11.3.1, September 16, 2009, pp. 15-33.
  16. Kovac, M. and Ranganathan, N., “JAGAR: A Fully Pipeline VLSI Architecture for JPEG Image Compression Standard,” IEEE, Vol. 83, No.1, 1995, pp. 247-258.
  17. Weste, N. and Eshraghian, K., Principles of CMOS VLSI Design Second Edition, Addison-Wesley, USA, 1995, pp. 125-174.
  18. Dhuhri Kusuma, E. and SriWidodo, T., “FPGA Implementation of Pipelined 2D-DCT and Quantization Architecture for JPEG Image Compression,” IEEE, Vol. 8, No.3, 2010, pp. 243-248.
  19. Trang, D. and Bihn, N., “A High-Accuracy and High-Speed 2-D 8x8 Discrete Cosine Transform Design,” IEEE, ICGCRCICT, Vol. 1, No.3, 2010, pp. 135-138.
  20. Nicholson, D. and Kajfasz, Ph., “An Effective Satellite On-Board JPEG2000 Image (De) Coding Implementation Based on PIRANHA Systematic-DSP,” Proceedings of 20th AIAA International Communication Satellite Systems Conference and Exhibit, Vol. 4, No.7, 2002, pp.46-53.
  21. Yen Lee, T., Hsin Fan, Y., Cheng, Y. M. and Tsai, Ch. Ch., “Hardware-Software Partitioning for Embedded Multiprocessor FPGA Systems,” IEEE Trans, International Journal of Innovative Computing, Vol. 5, No.10 (A), 2009, pp. 3071–3083.
  22. Bhandari Sheetal, U. and Subbaraman, Sh., “Real Time Video Processing on FPGA Using on the Fly Partial Reconfiguration,” IEEE, International Conference on Signal Processing Systems,Vol. 6, No. 9, 2009, pp. 379-398.